E-tile Hard IP User Guide: E-Tile Hard IP for Ethernet and E-Tile CPRI PHY Intel® FPGA IPs

ID 683468
Date 12/28/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents TX MAC Source Address Lower Bytes

Offset: 0x40C

TX MAC Source Address Lower Bytes Fields

Bit Name Description Access Reset
31:0 saddrl Source Address Insertion Source Address lower bytes
Lower 4 bytes of the 6 byte source address that is inserted by the TX MAC when TX source address insertion is enabled
  • At power-on, saddrl is set to 1
  • After i_csr_rst_n is asserted, saddrl is set to the value given by module parameter txmac_saddr[31:0]
RW 0x22334455