E-tile Hard IP User Guide: E-Tile Hard IP for Ethernet and E-Tile CPRI PHY Intel® FPGA IPs
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: ptx1520913385848
Ixiasoft
Visible to Intel only — GUID: ptx1520913385848
Ixiasoft
2.12.1.10. Auto Negotiation Status Register 1
Offset = 0xC7
Auto Negotiation Status Register 1 Fields
Bit | Name | Description | Access | Reset |
---|---|---|---|---|
15:0 | lp_base_page_low | Link Partner Base Page (lower bits) [15] = Link partner next page bit [14] = Link partner ACK [13] = Link partner RF bit [12:10] = Link partner PAUSE bits [9:5] = Link partner Echoed Nonce bits [4:0] = Link partner Selector bits |
RO | 0x0 |