E-tile Hard IP User Guide: E-Tile Hard IP for Ethernet and E-Tile CPRI PHY Intel® FPGA IPs

ID 683468
Date 9/26/2022
Public
Document Table of Contents

2.7.4.5. SDC for Multiple E-Tile Instances

Refer to the Hold Timing Violation section in the E-Tile Transceiver PHY User Guide.

Did you find the information on this page useful?

Characters remaining:

Feedback Message