E-tile Hard IP User Guide: E-Tile Hard IP for Ethernet and E-Tile CPRI PHY Intel® FPGA IPs

ID 683468
Date 12/28/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents 100G Ethernet with Aggregated FEC

This use case is implemented in the case of multi-lane protocols like 100GbE, for example. This uses four transceiver lanes of 25 Gbps each, where all four lanes use the same FEC block. There is an inherent dependency between channels in this configuration as described in Master-Slave Configuration: Option 1 section. However, for applications like 100 GbE, dependency is acceptable and sometimes required.

Figure 67.  100G Ethernet with Aggregated FEC