E-tile Hard IP User Guide: E-Tile Hard IP for Ethernet and E-Tile CPRI PHY Intel® FPGA IPs
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: tcn1539584057115
Ixiasoft
Visible to Intel only — GUID: tcn1539584057115
Ixiasoft
2.11.17.3.2. Single 10G Ethernet Channel (without FEC)
Data Rate | Core Interface |
---|---|
10.3125 Gbps | 64 bits |
Connect o_clk_pll_div64 (161.13MHz) to the i_sl_clk_tx and i_sl_clk_rx. If you use any other source for i_sl_clk_tx or i_sl_clk_rx, make sure i_sl_clk_tx and i_sl_clk_rx have 0 PPM difference with respect to o_clk_pll_div64.