E-tile Hard IP User Guide: E-Tile Hard IP for Ethernet and E-Tile CPRI PHY Intel® FPGA IPs

ID 683468
Date 12/28/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Frame Padding

When the length of client frame is less than 64 bytes and greater than eight bytes, the TX MAC module inserts pad bytes after the payload to create a frame length equal to the minimum size of 64 bytes. If the i_skip_crc signal is asserted while writing frame data, the core does not insert PAD bytes even if the frame is shorter than 64 bytes long.

The E-Tile Hard IP for Ethernet Intel FPGA IP drops client frames of less than nine bytes because it cannot transfer the frames to the E-tile. You must ensure such frames do not reach the TX client interface.