External Memory Interfaces Intel® Stratix® 10 FPGA IP User Guide

ID 683741
Date 9/26/2022
Public
Document Table of Contents

10.2.1. Equations for RLDRAM 3 Board Skew Parameters

Table 344.  Board Skew Parameter Equations
Parameter Description/Equation
Maximum CK delay to device The delay of the longest CK trace from the FPGA to any device.
where n is the number of memory clocks. For example, the maximum CK delay for two pairs of memory clocks is expressed by the following equation:
Maximum DK delay to device The delay of the longest DK trace from the FPGA to any device.
where n is the number of DK. For example, the maximum DK delay for two DK is expressed by the following equation:
Average delay difference between DK and CK

The average delay difference between the DK signals and the CK signal, calculated by averaging the longest and smallest DK delay minus the CK delay. Positive values represent DK signals that are longer than CK signals and negative values represent DK signals that are shorter than CK signals. The Quartus Prime software uses this skew to optimize the delay of the DK signals to have appropriate setup and hold margins.