External Memory Interfaces Intel® Stratix® 10 FPGA IP User Guide

ID 683741
Date 9/26/2022
Public
Document Table of Contents

4.1.2.12. status for DDR4

PHY calibration status interface

Table 60.  Interface: statusInterface type: Conduit
Port Name Direction Description
local_cal_success Output When high, indicates that PHY calibration was successful
local_cal_fail Output When high, indicates that PHY calibration failed

Did you find the information on this page useful?

Characters remaining:

Feedback Message