External Memory Interfaces Intel® Stratix® 10 FPGA IP User Guide

ID 683741
Date 9/26/2022
Document Table of Contents pll_ref_clk for QDR-IV

PLL reference clock input

Table 113.  Interface: pll_ref_clkInterface type: Clock Input
Port Name Direction Description
pll_ref_clk Input PLL reference clock input

Did you find the information on this page useful?

Characters remaining:

Feedback Message