External Memory Interfaces Intel® Stratix® 10 FPGA IP User Guide

ID 683741
Date 9/26/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Calibrate Termination Tab

The Calibrate Termination tab allows you to update any of the following termination settings without having to recompile or reprogram the design: RTT_NOM, RTT_PARK, RTT_WR, Output Drive Strength.

The Calibrate ODT feature also lets you determine the optimal On-Die Termination and Output Drive Strength settings for your memory interface.

  • Press Calibrate ODT to run calibration with the cross product of the termination settings that you want to sweep, and display the worst-case-margin for each combination of settings.
  • If you select Run TG for each combination of settings, the traffic generator status is also displayed.

You can review the report and use it to apply the optimal termination settings (generally the ones with the largest margin), using the drop-downs for each setting.

To reset the ODT settings to those from the IP parameterization, press Restore ODT settings from IP parameterization.

Figure 143. Termination Settings
Figure 144. Calibrate ODT

The ODT Activation section displays the ODT assertion patterns in use and the ODT settings in effect during read and write.

Figure 145. ODT Assertion Table
Note: The Calibrate Termination tab does not support LRDIMM interfaces.