External Memory Interfaces Intel® Stratix® 10 FPGA IP User Guide

ID 683741
Date 9/26/2022
Document Table of Contents ctrl_ecc_user_interrupt for DDR3

Controller ECC user interrupt interface

Table 41.  Interface: ctrl_ecc_user_interruptInterface type: Conduit
Port Name Direction Description
ctrl_ecc_user_interrupt Output Controller ECC user interrupt signal to determine whether there is a bit error

Did you find the information on this page useful?

Characters remaining:

Feedback Message