External Memory Interfaces Intel® Stratix® 10 FPGA IP User Guide

ID 683741
Date 9/26/2022
Document Table of Contents pll_locked for DDR3

PLL locked signal

Table 15.  Interface: pll_lockedInterface type: Conduit
Port Name Direction Description
pll_locked Output PLL lock signal to indicate whether the PLL has locked

Did you find the information on this page useful?

Characters remaining:

Feedback Message