External Memory Interfaces Intel® Stratix® 10 FPGA IP User Guide

ID 683741
Date 9/26/2022
Public
Document Table of Contents
Give Feedback

4.1.2.27. clks_sharing_slave_out for DDR4

Core clocks sharing slave output interface

Table 75.  Interface: clks_sharing_slave_outInterface type: Conduit
Port Name Direction Description
clks_sharing_slave_out Output This port may be used to fanout to another core clocks sharing slave. Alternatively, the master can fanout to all slaves.