External Memory Interfaces Intel® Stratix® 10 FPGA IP User Guide

ID 683741
Date 9/26/2022
Document Table of Contents clks_sharing_slave_in for QDR-IV

Core clocks sharing slave input interface

Table 133.  Interface: clks_sharing_slave_inInterface type: Conduit
Port Name Direction Description
clks_sharing_slave_in Input This port should be connected to the core clocks sharing master.

Did you find the information on this page useful?

Characters remaining:

Feedback Message