External Memory Interfaces Intel® Stratix® 10 FPGA IP User Guide

ID 683741
Date 9/26/2022
Document Table of Contents Calibration Report Tab

The Calibration Report tab shows the calibration status, as well as delay settings and margins discovered during calibration.

Choose the Iteration to View

You may choose to view the status, delay settings, or margins reports for any of the most recent calibration iterations (which were initiated through the toolkit). To choose the iteration to view, select from the Iteration to Display dropdown.

Figure 135. Selecting the Iteration to Display

ODT Settings in Effect

This report shows the current ODT settings for the latest calibration.

Figure 136. ODT Settings in Effect

Calibration Status Report

The Calibration Status report shows the calibration status and memory parity (ALERT_N) status. If a failure occurs, this report shows the first stage of calibration that failed, as well as which data groups failed this stage. Memory parity status observed during calibration is shown for DDR4 interfaces if you have enabled ISSPs in the design. The calibration status report window includes a memory parity status LED and a button that allows you to reread the memory parity status.

Figure 137. Calibration Status

Calibration Delays and Margins Reports

The Calibration Delays and