External Memory Interfaces Intel® Stratix® 10 FPGA IP User Guide

ID 683741
Date 9/26/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.1.3.21. ctrl_amm for QDR II/II+/II+ Xtreme

Controller Avalon Memory-Mapped interface

Table 107.  Interface: ctrl_ammInterface type: Avalon Memory-Mapped Slave
Port Name Direction Description
amm_ready Output Wait-request is asserted when controller is busy
amm_read Input Read request signal
amm_write Input Write request signal
amm_address Input Address for the read/write request
amm_readdata Output Read data
amm_writedata Input Write data
amm_burstcount Input Number of transfers in each read/write burst
amm_byteenable Input Byte-enable for write data
amm_beginbursttransfer Input Indicates when a burst is starting
amm_readdatavalid Output Indicates whether read data is valid