2.5.3. Placement Settings for the Low Latency 100G Ethernet Intel FPGA IP Core
The Intel® Quartus® Prime Pro Edition software provides the options to specify design partitions and Logic Lock regions for block-based design, to control placement on the device. To achieve timing closure for your design, you might need to provide floorplan guidelines using one or both of these features.
The appropriate floorplan is always design-specific, and depends on your full design.
Did you find the information on this page useful?