Low Latency 100G Ethernet Intel® FPGA IP Core User Guide: For Intel® Stratix® 10 Devices

ID 683100
Date 2/16/2022
Document Table of Contents

4.3.9. RX RSFEC

If you turn on Enable RS-FEC in the Low Latency 100G Ethernet Intel FPGA parameter editor, the IP core includes Reed-Solomon forward error correction (FEC) in both the receive and transmit datapaths.
The IP core implements Reed-Solomon FEC per Clause 91 of the IEEE Standard 802.3bj. The Reed-Solomon FEC algorithm includes the following modules:
  • Alignment marker lock
  • High-speed Reed-Solomon decoder
  • 256B/257B to 64B/66B Transcoding

When RS-FEC feature is enabled, the IP core instantiates an IOPLL to provide clock to the RS-FEC logic.