2.5.2. Adding the Transceiver PLLs
The IP core requires two external TX transceiver PLLs to compile and to function correctly in hardware. The ATX PLL supports the required data rate.
The transceiver PLLs you configure are physically present on the device, but the IP core does not configure and connect them. The number of required ATX PLLs is two. Each ATX PLL drives the clocks for two transceiver channels.
To configure an ATX PLL as the main ATX PLL:
- Select L-Tile/H-Tile Transceiver ATX PLL FPGA IP.
- In the parameter editor, set the following parameter values:
- Set VCCR_GXB and VCCT_GXB supply voltage for the Transceiver to 1_1V.
- Set Primary PLL clock output buffer to GXT clock output buffer.
- Turn on Enable GXT clock output port to above ATX PLL (gxt_output_to_abv_atx) or Enable GXT clock output port to below ATX PLL (gxt_output_to_blw_atx).
- Turn on Enable GXT local clock output port (tx_serial_clk_gxt).
- Turn on Enable GXT clock buffer to above ATX PLL.
- Set GXT output clock source to Local ATX PLL.
- Set PLL output frequency to 12890.625 MHz. The transceiver performs dual edge clocking, using both the rising and falling edges of the input clock from the PLL. Therefore, this PLL output frequency setting supports a 25.78125 Gbps data rate through the transceiver.
- Set PLL auto mode reference clock frequency to the value you specified for the PHY Reference Frequency parameter.
- Set the ATX PLL operation mode drop-down as GXT mode.
- Set the Enable GXT local clock output port (tx_serial_clk_gxt) .
- Set the GXT output clock source drop-down as Local ATX PLL.
- Select the Enable GXT output port to Input from ATX PLL above (gxt_input_from_abv_atx) or Input from ATX PLL below (gxt_input_from_blw_atx).
- Tie off the pll_refclk0 pin to REFCLK pin, if the GXT clock buffer ATX PLL is not reconfigured to a GXT transmit PLL or GX transmit PLL.
You must drive the reference clock input ports of the two PLLs with the same clock to minimize PMM differences. This clock can be but need not be the same as the clock that drives the Low Latency 100G Ethernet Intel FPGA IP core reference clock.
Each PLL drives the tx_serial_clk input of two of the Low Latency 100G Ethernet Intel FPGA IP core PHY links. You must connect the PLLs to the Low Latency 100G Ethernet Intel FPGA IP core as follows:
|PLL||PLL Signal||Low Latency 100G Ethernet Intel FPGA IP Core Signal|
Refer to the example compilation project or design example for working user logic that demonstrates one correct method to instantiate and connect the external PLLs.
Did you find the information on this page useful?