4.3. Low Latency 100G Ethernet Intel FPGA IP Core RX Datapath
The Low Latency 100G Ethernet Intel FPGA IP RX MAC receives Ethernet frames from the PHY and forwards the payload with relevant header bytes to the client after performing some MAC functions on header bytes.
The following sections describe the functions performed by the RX MAC:
Did you find the information on this page useful?