Intel® Quartus® Prime Pro Edition User Guide: Block-Based Design

ID 683247
Date 12/16/2019

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

1. Block-Based Design Flows

Updated for:
Intel® Quartus® Prime Design Suite 19.4
This document is part of a collection. You can download the entire collection as a single PDF - Intel® Quartus® Prime Pro Edition User Guides - Combined PDF link

The Intel® Quartus® Prime Pro Edition software supports block-based design flows, also known as modular or hierarchical design flows.

You can designate a design block as a design partition in order to preserve or reuse the block. A design partition is a logical, named, hierarchical boundary assignment that you can apply to a design instance. Block-based design flows enable the following:

  • Design block reuse—export and reuse of design blocks in other projects
  • Incremental block-based compilation—preservation of design blocks (or logic that comprises a hierarchical design instance) within a project

You can reuse design blocks with the same periphery configuration, share a synthesized design block with another designer, or replicate placed and routed IP in another project. Design, implement, and verify core or periphery blocks once, and then reuse those blocks multiple times across different projects that use the same device.