Visible to Intel only — GUID: zgw1478192794183
Ixiasoft
1.1. Block-Based Design Terminology
1.2. Block-Based Design Overview
1.3. Design Methodologies Overview
1.4. Design Partitioning
1.5. Design Block Reuse Flows
1.6. Incremental Block-Based Compilation Flow
1.7. Combining Design Block Reuse and Incremental Block-Based Compilation
1.8. Setting-Up Team-Based Designs
1.9. Bottom-Up Design Considerations
1.10. Debugging Block-Based Designs with the Signal Tap Logic Analyzer
1.11. Block-Based Design Flows Revision History
1.12. Intel® Quartus® Prime Pro Edition User Guide: Block-Based Design Document Archive
Visible to Intel only — GUID: zgw1478192794183
Ixiasoft
1.5.2.1. Step 1: Developer: Create a Reserved Core Partition
To export and reuse the root partition, the Developer creates a reserved core partition for later core logic development in the Consumer project. The Compiler preserves post-fit results for the partition and reuses the post-fit netlist, if the netlist is available from previous compilation, and you make no partition changes requiring re-synthesis. Otherwise, the Compiler reuses the post-synthesis netlist if available, or resynthesizes the partition from source files.
To create a reserved core partition:
- Adapt the steps in Step 1: Developer: Create a Design Partition to create a reserved core partition.
- When defining the design partition, select Reserved Core for the partition Type. Ensure that all other partition options are set to the default values.
Did you find the information on this page useful?
Feedback Message
Characters remaining: