HDMI Intel® FPGA IP User Guide

ID 683798
Date 1/30/2023
Public
Document Table of Contents

9.2.2.15. VIDEO_MODE_F0_VERTICAL_SYNC_LENGTH (0x5F)

Table 114.  VIDEO_MODE_F0_VERTICAL_SYNC_LENGTH (0x5F)
Name Bit(s) Access Description Reset
Reserved 31:16 - - -
F0 vertical sync length 15:0 RW Specifies the length of the field 0 vertical synchronization length (interlaced video only) in lines. 0x0

Did you find the information on this page useful?

Characters remaining:

Feedback Message