HDMI Intel® FPGA IP User Guide

ID 683798
Date 3/03/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents HOTPLUG (0x04)

Table 128.  HOTPLUG (0x04)
Name Bit Access Description Reset
Reserved 31:1 - - -
Hotplug detect 0 RW Set the value of the hotplug detect signal. 0x1