HDMI Intel® FPGA IP User Guide

ID 683798
Date 3/03/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

9.3.1.5. LINK_MODE (0x05)

Table 129.  LINK_MODE (0x05)
Name Bit Access Description Reset
Reserved 31:1 - - -
HDMI mode 0 RO

Indicates the protocol of the received signal.

1'b0 = DVI mode

1'b1 = HDMI mode

0x0