HDMI Intel® FPGA IP User Guide

ID 683798
Date 3/03/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

9.4.2.7. F1_TOTAL_LINE_COUNT (0x57)

Table 157.  F1_TOTAL_LINE_COUNT (0x57)
Name Bit(s) Access Description Reset
Reserved 31:16 - - -
F1 total line count 15:0 RO The detected line count of the interlaced video field 1 including blanking. 0x0