Video and Vision Processing Suite IP User Guide

ID 683329
Date 3/30/2025
Public
Document Table of Contents
1. About the Video and Vision Processing Suite 2. Getting Started with the Video and Vision Processing IPs 3. Video and Vision Processing IPs Functional Description 4. Video and Vision Processing IP Interfaces 5. Video and Vision Processing IP Registers 6. Video and Vision Processing IPs Software Programming Model 7. Protocol Converter IP 8. 1D LUT IP 9. 3D LUT IP 10. Adaptive Noise Reduction IP 11. Advanced Test Pattern Generator IP 12. AXI-Stream Broadcaster IP 13. Bits per Color Sample Adapter IP 14. Black Level Correction IP 15. Black Level Statistics IP 16. Chroma Key IP 17. Chroma Resampler IP 18. Clipper IP 19. Clocked Video Input IP 20. Clocked Video to Full-Raster Converter IP 21. Clocked Video Output IP 22. Color Plane Manager IP 23. Color Space Converter IP 24. Defective Pixel Correction IP 25. Deinterlacer IP 26. Demosaic IP 27. FIR Filter IP 28. Frame Cleaner IP 29. Full-Raster to Clocked Video Converter IP 30. Full-Raster to Streaming Converter IP 31. Genlock Controller IP 32. Generic Crosspoint IP 33. Genlock Signal Router IP 34. Guard Bands IP 35. Histogram Statistics IP 36. Interlacer IP 37. Mixer IP 38. Pixels in Parallel Converter IP 39. Scaler IP 40. Stream Cleaner IP 41. Switch IP 42. Text Box IP 43. Tone Mapping Operator IP 44. Test Pattern Generator IP 45. Unsharp Mask IP 46. Video and Vision Monitor Intel FPGA IP 47. Video Frame Buffer IP 48. Video Frame Reader Intel FPGA IP 49. Video Frame Writer Intel FPGA IP 50. Video Streaming FIFO IP 51. Video Timing Generator IP 52. Vignette Correction IP 53. Warp IP 54. White Balance Correction IP 55. White Balance Statistics IP 56. Design Security 57. Document Revision History for Video and Vision Processing Suite User Guide

19.3. Clocked Video Input IP Parameters

The IP offers compile-time parameters.
Table 268.  Clocked Video Input IP Parameters
Parameter Values Description
Video Format
Bits per color sample 8 to 16 Select the number of bits per color sample at the input
Number of pixels in parallel 1 to 8 Select the number of pixels transmitted every clock cycle.
Number of color planes 1 to 4 Select the number of color planes per pixel
General Settings
AXI4-S FR interface TREADY True or false Enable the TREADY signal as part of the full-raster interface
Output video line buffer depth 1024, 2048, 4096, 8192, 16384, 32768 Select the maximum depth of the output video line buffer
Output frame cleaner True or false Enable the output frame cleaner logic
Debug Information
Video telemetrics information True or false Enable the video telemetrics information logic
Frames per second counter True or false Enable the frames per second counter logic
Output clock frequency 1 to 1000000000 Select the output clock frequency in Hz
Figure 48. Clocked Video Input IP GUI