Video and Vision Processing Suite IP User Guide

ID 683329
Date 3/30/2025
Public
Document Table of Contents
1. About the Video and Vision Processing Suite 2. Getting Started with the Video and Vision Processing IPs 3. Video and Vision Processing IPs Functional Description 4. Video and Vision Processing IP Interfaces 5. Video and Vision Processing IP Registers 6. Video and Vision Processing IPs Software Programming Model 7. Protocol Converter IP 8. 1D LUT IP 9. 3D LUT IP 10. Adaptive Noise Reduction IP 11. Advanced Test Pattern Generator IP 12. AXI-Stream Broadcaster IP 13. Bits per Color Sample Adapter IP 14. Black Level Correction IP 15. Black Level Statistics IP 16. Chroma Key IP 17. Chroma Resampler IP 18. Clipper IP 19. Clocked Video Input IP 20. Clocked Video to Full-Raster Converter IP 21. Clocked Video Output IP 22. Color Plane Manager IP 23. Color Space Converter IP 24. Defective Pixel Correction IP 25. Deinterlacer IP 26. Demosaic IP 27. FIR Filter IP 28. Frame Cleaner IP 29. Full-Raster to Clocked Video Converter IP 30. Full-Raster to Streaming Converter IP 31. Genlock Controller IP 32. Generic Crosspoint IP 33. Genlock Signal Router IP 34. Guard Bands IP 35. Histogram Statistics IP 36. Interlacer IP 37. Mixer IP 38. Pixels in Parallel Converter IP 39. Scaler IP 40. Stream Cleaner IP 41. Switch IP 42. Text Box IP 43. Tone Mapping Operator IP 44. Test Pattern Generator IP 45. Unsharp Mask IP 46. Video and Vision Monitor Intel FPGA IP 47. Video Frame Buffer IP 48. Video Frame Reader Intel FPGA IP 49. Video Frame Writer Intel FPGA IP 50. Video Streaming FIFO IP 51. Video Timing Generator IP 52. Vignette Correction IP 53. Warp IP 54. White Balance Correction IP 55. White Balance Statistics IP 56. Design Security 57. Document Revision History for Video and Vision Processing Suite User Guide

42.3.1. Writing Text at Run Time with Double Buffering

If Text double buffering is on in the Text Box IP, you tell the IP which of two text buffers to query for the next field. The IP queries the buffer set by RD_BANK, while you write new data to the WR_BANK buffer.
  1. Set WR_BANK to the opposite of RD_BANK (or 0 for first time), then write your string to the corresponding addresses.
    • Address 0x200 corresponds with character indices 0-3, 0x204 corresponds with character indices 4-7, etc, where in each word the characters are ordered in little-endian.
    • Although the word size of the control interface is 4 bytes wide (hence takes 4 characters), you may use the control interface's byte-enable signal to only write specific bytes.
    • Writes to WR_BANK and any text addresses do not need a further write to COMMIT.
  2. When all writes are complete, set RD_BANK to the same as WR_BANK, and write any value to the COMMIT register. The IP uses the new bank at the next field boundary.
  3. Wait for the interrupt that fires when the IP accepts the new RD_BANK.
    1. If not using the interrupt, poll for changes in the FIELD_COUNT register.
  4. Repeat steps 1-3 iteratively, updating text as needed.