1. About the Video and Vision Processing Suite
2. Getting Started with the Video and Vision Processing IPs
3. Video and Vision Processing IPs Functional Description
4. Video and Vision Processing IP Interfaces
5. Video and Vision Processing IP Registers
6. Video and Vision Processing IPs Software Programming Model
7. Protocol Converter IP
8. 1D LUT IP
9. 3D LUT IP
10. Adaptive Noise Reduction IP
11. Advanced Test Pattern Generator IP
12. AXI-Stream Broadcaster IP
13. Bits per Color Sample Adapter IP
14. Black Level Correction IP
15. Black Level Statistics IP
16. Chroma Key IP
17. Chroma Resampler IP
18. Clipper IP
19. Clocked Video Input IP
20. Clocked Video to Full-Raster Converter IP
21. Clocked Video Output IP
22. Color Plane Manager IP
23. Color Space Converter IP
24. Defective Pixel Correction IP
25. Deinterlacer IP
26. Demosaic IP
27. FIR Filter IP
28. Frame Cleaner IP
29. Full-Raster to Clocked Video Converter IP
30. Full-Raster to Streaming Converter IP
31. Genlock Controller IP
32. Generic Crosspoint IP
33. Genlock Signal Router IP
34. Guard Bands IP
35. Histogram Statistics IP
36. Interlacer IP
37. Mixer IP
38. Pixels in Parallel Converter IP
39. Scaler IP
40. Stream Cleaner IP
41. Switch IP
42. Text Box IP
43. Tone Mapping Operator IP
44. Test Pattern Generator IP
45. Unsharp Mask IP
46. Video and Vision Monitor Intel FPGA IP
47. Video Frame Buffer IP
48. Video Frame Reader Intel FPGA IP
49. Video Frame Writer Intel FPGA IP
50. Video Streaming FIFO IP
51. Video Timing Generator IP
52. Vignette Correction IP
53. Warp IP
54. White Balance Correction IP
55. White Balance Statistics IP
56. Design Security
57. Document Revision History for Video and Vision Processing Suite User Guide
31.4.1. Achieving Genlock Controller Free Running (for Initialization or from Lock to Reference Clock N)
31.4.2. Locking to Reference Clock N (from Genlock Controller IP free running)
31.4.3. Setting the VCXO hold over
31.4.4. Restarting the Genlock Controller IP
31.4.5. Locking to Reference Clock N New (from Locking to Reference Clock N Old)
31.4.6. Changing to Reference Clock or VCXO Base Frequencies (switch between p50 and p59.94 video formats and vice-versa)
31.4.7. Disturbing a Reference Clock (a cable pull)
38.4. Pixels in Parallel Converter Registers
Each register is either read-only (RO) or read-write (RW). Writes to RO registers complete but the IP ignores them. A read to any RW register also completes, but returns undefined data by default. These registers are RW to save FPGA resources. To read back the values you write to these registers, you must turn on Debug features when you configure the IP.
Address | Register | Access | Description |
---|---|---|---|
Parameterization registers | |||
0x0000 | VID_PID | RO | Read this register to retrieve the pixels in parallel converter product ID. This register always returns 0x6AF7_0239. |
0x0004 | VERSION | RO | Read this register for the IP version information. |
0x0008 | LITE_MODE | RO | Read this register to determine if Lite mode is on. This register always returns 1 as the Avalon memory-mapped control interface is only available when you turn on Lite mode. |
0x000C | DEBUG_ENABLED | RO | Read this register to determine if Debug features is on. This register returns 1 if reads to other registers designated as RW return the last value the IP writes to the register, or an undefined value. |
0x0010 to 0x011F | - | - | Unused |
Control and debug registers For more information, refer to Control Packets |
|||
0x0120 | IMG_INFO_WIDTH | RW | Set the expected width of incoming video fields. |
0x0124 to 0x0130 | - | - | Unused. |
0x0134 | IMG_INFO_SUBSAMPLING | RW | The expected chroma subsampling of the incoming video fields. |
0x0138 to 0x013C | - | - | Unused. |
0x0140 | STATUS | RO | Bit 0: Status bit. 1 means the pixels in parallel converter is processing a video field, 0 otherwise. |
Register Bit Descriptions
Name | Bits | Description |
---|---|---|
Pixels in parallel converter version ID and product ID | 31:0 | This register always returns 0x6AF7_0239.
|
Name | Bits | Description |
Register map version | 7:0 | Register map version. |
IP patch revision | 15:8 | - |
IP update revision | 23:16 | Updated when the IP version changes. |
IP major revision | 31:24 | Updated when the IP version changes. |
Name | Bits | Description |
---|---|---|
Lite mode parameterization bit | 0 | Returns 1 if you turn on Lite mode. |
Unused | 31:1 | Unused. |
Name | Bits | Description |
---|---|---|
Debug features parameterization bit | 0 | Returns 1 if you turn on Debug features. |
Unused | 31:1 | Unused. |
Name | Bits | Description |
---|---|---|
Width bits | 15:0 | Write to this register to set the expected width of the incoming video fields. |
unused | 31:16 | Unused. |
Name | Bits | Description |
---|---|---|
SubSa code bits | 1:0 | Write to this register to set the expected chroma sub-sampling of the incoming video fields. |
unused | 31:2 | Unused. |
Name | Bits | Description |
---|---|---|
Status bit | 0 | 1 means the pixels in parallel converter is processing a video field, 0 otherwise. |
unused | 31:1 | Unused. |