Video and Vision Processing Suite IP User Guide

ID 683329
Date 3/30/2025
Public
Document Table of Contents
1. About the Video and Vision Processing Suite 2. Getting Started with the Video and Vision Processing IPs 3. Video and Vision Processing IPs Functional Description 4. Video and Vision Processing IP Interfaces 5. Video and Vision Processing IP Registers 6. Video and Vision Processing IPs Software Programming Model 7. Protocol Converter IP 8. 1D LUT IP 9. 3D LUT IP 10. Adaptive Noise Reduction IP 11. Advanced Test Pattern Generator IP 12. AXI-Stream Broadcaster IP 13. Bits per Color Sample Adapter IP 14. Black Level Correction IP 15. Black Level Statistics IP 16. Chroma Key IP 17. Chroma Resampler IP 18. Clipper IP 19. Clocked Video Input IP 20. Clocked Video to Full-Raster Converter IP 21. Clocked Video Output IP 22. Color Plane Manager IP 23. Color Space Converter IP 24. Defective Pixel Correction IP 25. Deinterlacer IP 26. Demosaic IP 27. FIR Filter IP 28. Frame Cleaner IP 29. Full-Raster to Clocked Video Converter IP 30. Full-Raster to Streaming Converter IP 31. Genlock Controller IP 32. Generic Crosspoint IP 33. Genlock Signal Router IP 34. Guard Bands IP 35. Histogram Statistics IP 36. Interlacer IP 37. Mixer IP 38. Pixels in Parallel Converter IP 39. Scaler IP 40. Stream Cleaner IP 41. Switch IP 42. Text Box IP 43. Tone Mapping Operator IP 44. Test Pattern Generator IP 45. Unsharp Mask IP 46. Video and Vision Monitor Intel FPGA IP 47. Video Frame Buffer IP 48. Video Frame Reader Intel FPGA IP 49. Video Frame Writer Intel FPGA IP 50. Video Streaming FIFO IP 51. Video Timing Generator IP 52. Vignette Correction IP 53. Warp IP 54. White Balance Correction IP 55. White Balance Statistics IP 56. Design Security 57. Document Revision History for Video and Vision Processing Suite User Guide

43.4. TMO IP Registers

The TMO IP allows run-time configuration parameters via AXI4-Lite CPU register interface.

The IP offers the following categories of run-time configuration parameters:

  • Flow control parameters that allow you to put the TMO IP into either reset, bypass, or operational mode.
  • Status and debug parameters that provide information about compile-time parameters and current status of the TMO IP
  • Video configuration parameters that allow you to configure the input video frame geometry
  • Image statistics collection parameters that allow you to configure the tile’s dimension
Table 813.  Register Map
Register Name Byte Address Offset Access Type
vid_pid 0x000

RO

version_number 0x004

RO

reserved_area 0x140 – 0x147 Reserved
ip_information_0 0x148

RO

ip_information_1 0x14C

RO

ip_information_2 0x150

RO

vid_flow_control 0x154

RW

actv_vid_size 0x158

RW

volume_control 0x15C

RW

tmo_derived_parameters 0x160 – 0x1D0 Reserved.
roi_horizontal_pos 0x1D4 RW
roi_vertical_pos 0x1D8 RW
reserved_area 0x1D0 – 0x17F Reserved.
Table 814.   vid_pid
Bits Description

31:0

Product Identification Number.
Table 815.   version_number
Bits Description

31:0

Version Number.
Table 816.   reserved_area
Bits Description

31:0

Reserved register area
Table 817.   ip_information_0
Bits Description

27:24

Number of tiles (C_TILE)

23:16

AXI4-Stream data width

11:8

Pixels in parallel (C_PIXELS)

7:4

Components per sample (C_STREAMS)

3:0 Bits per component (C_DEPTH)
Table 818.   ip_information_1
Bits Description

29:25

Fractional precision for luminance weights (C_FRAC_PREC_MLUT)

24:20

Fractional precision for TMO volume control (C_FRAC_PREC_VOLCNTR)

19:15 Fractional precision for RGB to luma conversion (C_FRAC_PREC_RGB2LUMA)

14:10

Fractional precision for luma to RGB conversion (C_FRAC_PREC_LUMA2RGB)
9:5

Histogram address data width (C_HIST_ADDR_WIDTH)

4:0

Histogram data width (C_HIST_DATA_WIDTH)

Table 819.   ip_information_2
Bits Description

21:17

Fractional precision for interpolation (C_FRAC_PREC_INTP)

16:12

Fractional precision for histogram equalization (C_FRAC_PREC_HEQ)
11:0

Fractional precision for histogram normalization factor (C_NORM_FACT)

Table 820.   vid_flow_control
Bits Description
31

Soft-reset bit. When set to 1 the TMO IP is in reset.

2

Swap region bit for region of interest mode.

0: Process inside of the selected region and bypass outside.

1: Process outside of the selected region and process outside.

The IP ignores this bit in bypass mode.

1

Region of Interest bit. Set to 1 to put the TMO IP in region of interest mode. Swap region bit determines whether inside or outside of the region of interest is processed or bypassed.

The IP ignores this bit in bypass mode.

0 Bypass bit. Set to 1 to put the TMO IP into bypass mode.
Table 821.   actv_vid_size
Bits Description

29:16

Total number of active pixels per video line (C_WIDTH)

13:0

Total number of active lines per video frame (C_HEIGHT)

Table 822.   roi_horizontal_pos
Bits Description
29:16 Horizontal pixel coordinate where rectangular region of interest starts.
13:0 Horizontal pixel coordinate where rectangular region of interest ends.
Table 823.   roi_vertical_pos
Bits Description
29:16 Vertical pixel coordinate where rectangular region of interest starts.
13:0 Vertical pixel coordinate where rectangular region of interest ends.
Table 824.   volume_control
Bits Description

22:16

Fine-level TMO volume control. Valid range [0:100] decimal

13:0

Coarse-level TMO strength threshold. Valid range [0:9000] decimal
Table 825.   tmo_derived_parameters
Bits Description

31:0

This area is reserved for all derived parameter registers. Do not write or read from it.