Video and Vision Processing Suite IP User Guide

ID 683329
Date 3/30/2025
Public

Visible to Intel only — GUID: dwj1653493938822

Ixiasoft

Document Table of Contents
1. About the Video and Vision Processing Suite 2. Getting Started with the Video and Vision Processing IPs 3. Video and Vision Processing IPs Functional Description 4. Video and Vision Processing IP Interfaces 5. Video and Vision Processing IP Registers 6. Video and Vision Processing IPs Software Programming Model 7. Protocol Converter IP 8. 1D LUT IP 9. 3D LUT IP 10. Adaptive Noise Reduction IP 11. Advanced Test Pattern Generator IP 12. AXI-Stream Broadcaster IP 13. Bits per Color Sample Adapter IP 14. Black Level Correction IP 15. Black Level Statistics IP 16. Chroma Key IP 17. Chroma Resampler IP 18. Clipper IP 19. Clocked Video Input IP 20. Clocked Video to Full-Raster Converter IP 21. Clocked Video Output IP 22. Color Plane Manager IP 23. Color Space Converter IP 24. Defective Pixel Correction IP 25. Deinterlacer IP 26. Demosaic IP 27. FIR Filter IP 28. Frame Cleaner IP 29. Full-Raster to Clocked Video Converter IP 30. Full-Raster to Streaming Converter IP 31. Genlock Controller IP 32. Generic Crosspoint IP 33. Genlock Signal Router IP 34. Guard Bands IP 35. Histogram Statistics IP 36. Interlacer IP 37. Mixer IP 38. Pixels in Parallel Converter IP 39. Scaler IP 40. Stream Cleaner IP 41. Switch IP 42. Text Box IP 43. Tone Mapping Operator IP 44. Test Pattern Generator IP 45. Unsharp Mask IP 46. Video and Vision Monitor Intel FPGA IP 47. Video Frame Buffer IP 48. Video Frame Reader Intel FPGA IP 49. Video Frame Writer Intel FPGA IP 50. Video Streaming FIFO IP 51. Video Timing Generator IP 52. Vignette Correction IP 53. Warp IP 54. White Balance Correction IP 55. White Balance Statistics IP 56. Design Security 57. Document Revision History for Video and Vision Processing Suite User Guide

12.3. AXI-Stream Broadcaster IP Interfaces

Table 119.  AXI-Stream Broadcaster IP Interfaces
Name Direction Width Description
Clocks and Resets
vid_clock In 1 AXI4-S processing clock
vid_reset In 1 AXI4-S processing reset
Intel FPGA streaming video interfaces
axi4s_vid_in_tdata In 29 AXI4-S data in
axi4s_vid_in_tvalid In 1 AXI4-S data valid
axi4s_vid_in_tuser[0] In 1 AXI4-S start of video frame
axi4s_vid_in_tuser[1] In 1
  • Control or data packet (full variant)
  • Field Flag for interlaced formats (lite variant)
  • Not used (full-raster variant)
axi4s_vid_in_tuser[N-1:2] In 30 Unused
axi4s_vid_in_tlast In 1 AXI4-S end of packet
axi4s_vid_in_tready Out 1 AXI4-S data ready
axi4s_vid_out_x_tdata Out 29 AXI4-S data out
axi4s_vid_out_x_tvalid Out 1 AXI4-S data valid
axi4s_vid_out_x_tuser[0] Out 1 AXI4-S start of video frame
axi4s_vid_out_x_tuser[1] Out 1
  • Control or data packet (full variant)
  • Field flag for interlaced formats (lite variant)
  • Not used (full-raster variant)
axi4s_vid_out_x_tuser[N-1:2] Out 30 Unused
axi4s_vid_out_x_tlast Out 1 AXI4-S end of packet
axi4s_vid_out_tready In 1 AXI4-S data ready
29

The equation gives the TDATA width for these interfaces for full or lite variants:

max (floor(((bits per color sample x number of color planes x pixels in parallel) + 7) / 8) x 8, 16)

The equation gives the TDATA width for these interfaces for full-raster variants:

max (floor(((bits per color sample x (number of color planes + 1) x pixels in parallel) + 7) / 8) x 8, 16)

30 This equation gives the TUSER width N for these interfaces: ceil (tdata width / 8)