Visible to Intel only — GUID: ksa1638187011716
Ixiasoft
1. About the Video and Vision Processing Suite
2. Getting Started with the Video and Vision Processing IPs
3. Video and Vision Processing IPs Functional Description
4. Video and Vision Processing IP Interfaces
5. Video and Vision Processing IP Registers
6. Video and Vision Processing IPs Software Programming Model
7. Protocol Converter IP
8. 1D LUT IP
9. 3D LUT IP
10. Adaptive Noise Reduction IP
11. Advanced Test Pattern Generator IP
12. AXI-Stream Broadcaster IP
13. Bits per Color Sample Adapter IP
14. Black Level Correction IP
15. Black Level Statistics IP
16. Chroma Key IP
17. Chroma Resampler IP
18. Clipper IP
19. Clocked Video Input IP
20. Clocked Video to Full-Raster Converter IP
21. Clocked Video Output IP
22. Color Plane Manager IP
23. Color Space Converter IP
24. Defective Pixel Correction IP
25. Deinterlacer IP
26. Demosaic IP
27. FIR Filter IP
28. Frame Cleaner IP
29. Full-Raster to Clocked Video Converter IP
30. Full-Raster to Streaming Converter IP
31. Genlock Controller IP
32. Generic Crosspoint IP
33. Genlock Signal Router IP
34. Guard Bands IP
35. Histogram Statistics IP
36. Interlacer IP
37. Mixer IP
38. Pixels in Parallel Converter IP
39. Scaler IP
40. Stream Cleaner IP
41. Switch IP
42. Text Box IP
43. Tone Mapping Operator IP
44. Test Pattern Generator IP
45. Unsharp Mask IP
46. Video and Vision Monitor Intel FPGA IP
47. Video Frame Buffer IP
48. Video Frame Reader Intel FPGA IP
49. Video Frame Writer Intel FPGA IP
50. Video Streaming FIFO IP
51. Video Timing Generator IP
52. Vignette Correction IP
53. Warp IP
54. White Balance Correction IP
55. White Balance Statistics IP
56. Design Security
57. Document Revision History for Video and Vision Processing Suite User Guide
31.4.1. Achieving Genlock Controller Free Running (for Initialization or from Lock to Reference Clock N)
31.4.2. Locking to Reference Clock N (from Genlock Controller IP free running)
31.4.3. Setting the VCXO hold over
31.4.4. Restarting the Genlock Controller IP
31.4.5. Locking to Reference Clock N New (from Locking to Reference Clock N Old)
31.4.6. Changing to Reference Clock or VCXO Base Frequencies (switch between p50 and p59.94 video formats and vice-versa)
31.4.7. Disturbing a Reference Clock (a cable pull)
Visible to Intel only — GUID: ksa1638187011716
Ixiasoft
20.4. Clocked Video Converter to Full-Raster IP Registers
The IP allows runtime configuration of parameters using the Avalon memory-mapped processor register interface. Unless stated, all registers are 32-bit wide.
Common registers | |||
Register | Offset | Access | Description |
Reg_HV_Pos | 0x140 | RW | Specify the H and V position of the rising edge of the vsync pulse occurs. |
Reg_Total_HV | 0x144 | RO | Shows the IP's total width and total height, including active pixels and blanking. |
Clocked video input specific registers | |||
Reg_CVI_Legacy_0 | 0x148 | RW | Drives legacy clocked video input conduit output signals and returns the current values. |
Reg_CVI_Legacy 1 | 0x14C | RO | Drives legacy clocked video input conduit output signals and returns the current values. |
Clocked video output specific registers | |||
Reg_CVO_Legacy_0 | 0x150 | RO | The current value of the clocked video output conduit sideband signals vid_sof. |
Name | Bits | Attribute | Description |
---|---|---|---|
H Position | 15:0 | RW | Specify the video pixel on which the rising edge of the vsync pulse occurs |
V Position | 31:16 | RW | Specify the video line on which the rising edge of the vsync pulse occurs is the reset bit |
Name | Bits | Attribute | Description |
---|---|---|---|
Total Pixels | 15:0 | RO | Shows the IP's width of the video line, including active pixels and horizontal blanking. |
Total Lines | 31:16 | RO | Shows the IP's height of the video, including active lines and vertical blanking. |
Name | Bits | Attribute | Description |
---|---|---|---|
CVI SOF | 0 | RW | Drives legacy clocked video input conduit signal sof. |
CVI SOF Locked | 1 | RW | Drives legacy clocked video input conduit signal sof_locked. |
CVI Overflow | 2 | RW | Drives legacy clocked video input conduit signal overflow. |
CVI Clipping | 3 | RW | Drives legacy clocked video input conduit signal clipping. |
CVI Padding | 4 | RW | Drives legacy clocked video input conduit signal padding. |
CVI refclk_div | 5 | RW | Drives legacy clocked video input conduit signal refclk_div. |
Reserved | 7:6 | - | Reserved. |
CVI video locked | 8 | RO | The current value of the clocked video input legacy signal vid_locked. |
Reserved | 15:9 | - | Reserved. |
CVI color encoding | 23:16 | RO | The current value of the clocked video input legacy signal vid_color_encoding. |
CVI bit width | 31:24 | RO | The current value of the clocked video input legacy signal vid_bit_width. |
Name | Bits | Attribute | Description |
---|---|---|---|
CVI vid std | Width of vid_std-1:0 | RO | The current value of the clocked video input legacy signal vid_std. |
CVI HDMI duplication | 19:16 | RO | The current value of the clocked video input signal vid_hdmi_duplication. |
Reserved | 23:20 | - | Reserved. |
CVI HD not SD | 24 | RO | The current value of the clocked video input signal vid_hd_sdn. |
Reserved | 31:25 | - | Reserved. |
Name | Bits | Attribute | Description |
---|---|---|---|
CVO SOF | 0 | RO | The value of the input legacy clocked video output conduit signal vid_sof. |
CVO SOF Locked | 1 | RO | The value of the input legacy clocked video output conduit signal vid_sof_locked. |
CVO Underflow | 2 | RO | The value of the input legacy clocked video output conduit signal underflow. |
CVO vco clock divide | 3 | RO | The value of the input legacy clocked video output conduit signal vid_vcoclk_div. |
CVO mode change | 4 | RO | The value of the input legacy clocked video output conduit signal vid_mode_change. |
Reserved | 15:5 | - | Reserved. |
CVO video standard | Width of vid_std+15:16 | RO | The value of the input legacy clocked video output conduit signal vid_std. |