Video and Vision Processing Suite IP User Guide

ID 683329
Date 3/30/2025
Public
Document Table of Contents
1. About the Video and Vision Processing Suite 2. Getting Started with the Video and Vision Processing IPs 3. Video and Vision Processing IPs Functional Description 4. Video and Vision Processing IP Interfaces 5. Video and Vision Processing IP Registers 6. Video and Vision Processing IPs Software Programming Model 7. Protocol Converter IP 8. 1D LUT IP 9. 3D LUT IP 10. Adaptive Noise Reduction IP 11. Advanced Test Pattern Generator IP 12. AXI-Stream Broadcaster IP 13. Bits per Color Sample Adapter IP 14. Black Level Correction IP 15. Black Level Statistics IP 16. Chroma Key IP 17. Chroma Resampler IP 18. Clipper IP 19. Clocked Video Input IP 20. Clocked Video to Full-Raster Converter IP 21. Clocked Video Output IP 22. Color Plane Manager IP 23. Color Space Converter IP 24. Defective Pixel Correction IP 25. Deinterlacer IP 26. Demosaic IP 27. FIR Filter IP 28. Frame Cleaner IP 29. Full-Raster to Clocked Video Converter IP 30. Full-Raster to Streaming Converter IP 31. Genlock Controller IP 32. Generic Crosspoint IP 33. Genlock Signal Router IP 34. Guard Bands IP 35. Histogram Statistics IP 36. Interlacer IP 37. Mixer IP 38. Pixels in Parallel Converter IP 39. Scaler IP 40. Stream Cleaner IP 41. Switch IP 42. Text Box IP 43. Tone Mapping Operator IP 44. Test Pattern Generator IP 45. Unsharp Mask IP 46. Video and Vision Monitor Intel FPGA IP 47. Video Frame Buffer IP 48. Video Frame Reader Intel FPGA IP 49. Video Frame Writer Intel FPGA IP 50. Video Streaming FIFO IP 51. Video Timing Generator IP 52. Vignette Correction IP 53. Warp IP 54. White Balance Correction IP 55. White Balance Statistics IP 56. Design Security 57. Document Revision History for Video and Vision Processing Suite User Guide

54.4. White Balance Correction IP Registers

Each register is either read-only (RO) or read-write (RW).
Table 1156.  White Balance Correction Registers

In the software API the register names appear with a prefix of INTEL_VVP, INTEL_VVP_CORE, or INTEL_VVP_WBC as appropriate and with an optional REG suffix

Address Register Access Description
    Lite 180 Full  
Parameterization registers
0x0000 VID_PID RO N/A

Read this register to retrieve the ID of the IP.

This register always returns 0x6FA7_017A.

0x0004 VERSION RO N/A Read this register to retrieve the version information for the IP.
0x0008 LITE_MODE RO N/A

Read this register to determine if Lite mode is on.

This register always returns 1.

0x000C DEBUG_ENABLED RO N/A

Read this register to determine if Debug features are on.

This register returns 0 for off and 1 for on.

0x0010 BPS_IN RO N/A Read this register to determine the Input bits per color symbol.
0x0014 BPS_OUT RO N/A

Read this register to determine the Output bits per color symbol.

0x0018 NUM_COLOR_IN RO N/A

Read this register to determine the Number of color planes at the input.

This register always returns 1.

0x001C NUM_COLOR_OUT RO N/A

Read this register to determine the Number of color planes at the output.

This register always returns 1.

0x0020 PIP RO N/A Read this register to determine the Number of pixels in parallel.
0x0024 MAX_WIDTH RO N/A Read this register to determine the Maximum field width.
0x0028 MAX_HEIGHT RO N/A Read this register to determine the Maximum field height.
0x002C to 0x011F - - - Reserved
Control, debug and statistics registers
0x0120 IMG_INFO_WIDTH RW N/A The expected width of the incoming video fields.
0x0124 IMG_INFO_HEIGHT RW N/A The expected height of the incoming video fields.
0x0028 to 0x013F - - - Reserved
0x0140 STATUS RO N/A

Read this register for information about the IP status.

0x0144 FRAME_STATS RO N/A

Read this register for some frame statistics.

0x0148

COMMIT RW N/A Write any value to this register to submit changes to the control and color scaler registers.
0x014C CONTROL RW N/A

Control bits and fields of the IP

0x0150 CFA_00_COLOR_SCALER RW N/A Color scaler value for color channel 0.
0x0154 CFA_01_COLOR_SCALER RW N/A Color scaler value for color channel 1.
0x0158 CFA_10_COLOR_SCALER RW N/A Color scaler value for color channel 2.
0x015C CFA_11_COLOR_SCALER RW N/A Color scaler value for color channel 3.
0x0160 to 0x01FF - - - Reserved

Register Bit Description

Table 1157.   STATUS
Name Bits Description
Reserved 31:2 Reserved.
Commit 1 Pending commit
Running 0 When 1, the IP is processing data..
Table 1158.   FRAME_STATS
Name Bits Description
Reserved 31:8 Reserved.
Checksum 7:0 A simple checksum of the frame.
Table 1159.   CONTROL
Name Bits Description
Reserved 31:3 Reserved. Write 0.
Color filter array phase 2:1 Specifies 2x2 color filter order starting from the top left corner of the image.
 00  01   10  11
C0C1 C1C0 C2C3 C3C2
C2C3 C3C2 C0C1 C1C0
Bypass 0 When set the IP passes the input image unmodified.
Table 1160.   CFA_00_COLOR_SCALER
Name Bits Description
Reserved 31:19 Reserved. Write 0.
Value 18:0

Unsigned 8.11 fixed-point color scaler for color channel 0 (C0). MSBs to LSBs correspond to the binary digits 27 to 2-11.

Table 1161.   CFA_01_COLOR_SCALER
Name Bits Description
Reserved 31:19 Reserved. Write 0.
Value 18:0

Unsigned 8.11 fixed-point color scaler for color channel 1 (C1). MSBs to LSBs correspond to the binary digits 27 to 2-11.

Table 1162.   CFA_10_COLOR_SCALER
Name Bits Description
Reserved 31:19 Reserved. Write 0.
Value 18:0

Unsigned 8.11 fixed-point color scaler for color channel 2 (C2). MSBs to LSBs correspond to the binary digits 27 to 2-11.

Table 1163.   CFA_11_COLOR_SCALER
Name Bits Description
Reserved 31:19 Reserved. Write 0.
Value 18:0

Unsigned 8.11 fixed-point color scaler for color channel 3 (C3). MSBs to LSBs correspond to the binary digits 27 to 2-11.

180 Registers are RW only if you also turn on Debug features, otherwise they are WO.