Visible to Intel only — GUID: unb1642775863164
Ixiasoft
1. About the Video and Vision Processing Suite
2. Getting Started with the Video and Vision Processing IPs
3. Video and Vision Processing IPs Functional Description
4. Video and Vision Processing IP Interfaces
5. Video and Vision Processing IP Registers
6. Video and Vision Processing IPs Software Programming Model
7. Protocol Converter IP
8. 1D LUT IP
9. 3D LUT IP
10. Adaptive Noise Reduction IP
11. Advanced Test Pattern Generator IP
12. AXI-Stream Broadcaster IP
13. Bits per Color Sample Adapter IP
14. Black Level Correction IP
15. Black Level Statistics IP
16. Chroma Key IP
17. Chroma Resampler IP
18. Clipper IP
19. Clocked Video Input IP
20. Clocked Video to Full-Raster Converter IP
21. Clocked Video Output IP
22. Color Plane Manager IP
23. Color Space Converter IP
24. Defective Pixel Correction IP
25. Deinterlacer IP
26. Demosaic IP
27. FIR Filter IP
28. Frame Cleaner IP
29. Full-Raster to Clocked Video Converter IP
30. Full-Raster to Streaming Converter IP
31. Genlock Controller IP
32. Generic Crosspoint IP
33. Genlock Signal Router IP
34. Guard Bands IP
35. Histogram Statistics IP
36. Interlacer IP
37. Mixer IP
38. Pixels in Parallel Converter IP
39. Scaler IP
40. Stream Cleaner IP
41. Switch IP
42. Text Box IP
43. Tone Mapping Operator IP
44. Test Pattern Generator IP
45. Unsharp Mask IP
46. Video and Vision Monitor Intel FPGA IP
47. Video Frame Buffer IP
48. Video Frame Reader Intel FPGA IP
49. Video Frame Writer Intel FPGA IP
50. Video Streaming FIFO IP
51. Video Timing Generator IP
52. Vignette Correction IP
53. Warp IP
54. White Balance Correction IP
55. White Balance Statistics IP
56. Design Security
57. Document Revision History for Video and Vision Processing Suite User Guide
31.4.1. Achieving Genlock Controller Free Running (for Initialization or from Lock to Reference Clock N)
31.4.2. Locking to Reference Clock N (from Genlock Controller IP free running)
31.4.3. Setting the VCXO hold over
31.4.4. Restarting the Genlock Controller IP
31.4.5. Locking to Reference Clock N New (from Locking to Reference Clock N Old)
31.4.6. Changing to Reference Clock or VCXO Base Frequencies (switch between p50 and p59.94 video formats and vice-versa)
31.4.7. Disturbing a Reference Clock (a cable pull)
Visible to Intel only — GUID: unb1642775863164
Ixiasoft
1.5. Glossary of Video and Vision Terminology
Agent | Part of a memory-mapped interface, which receives transactions from a host interface. |
Auxiliary control packets | A term for any Intel FPGA streaming video protocol control packet with ID>=2. Optionally available to use for a variety of purposes, such as timestamping, register updates, IP synchronization and non-video data such as closed-captioning. |
Avalon streaming interface | Intel streaming standard, similar to AXI4-Stream. Used by VIP IPs. |
Avalon memory-mapped interface | Intel memory-mapped interface standard, similar to AXI4-Lite. |
Field | Either a progressive frame of video, or a field of interlaced video. |
Frame | A progressive frame of video. |
Full variant | The variant of the IPs when you turn off Lite mode of the Intel FPGA streaming video protocol and which comprises both control and data packets. |
Full-raster variant | The variant of the IP of the Intel FPGA streaming video protocol that comprises both blanking and active data packets. |
Host | Part of a memory-mapped interface, which sends transactions to one or more agent interfaces. |
Interlaced | Interlaced video comprises alternating fields with either the odd or even lines comprising a video frame. A 1080i video comprises one field of 540 odd-numbered lines followed by one field of 540 even-numbered lines. |
Lite variant | The variant of the IPs when you turn on lite mode for the Intel FPGA streaming video protocol and which comprises only data packets. |
Metapackets | Either an image information packet, an end-of-field packet, or an auxiliary control packet. |
Progressive | Video that is not interlaced. Lines are transmitted in order. |
Symbol | Pixels are comprised of 1 to 4 symbols. A symbol comprises between 8 and 16 bits of data, representing one color from an RGB triplet (red, blue, green), or a luma or chroma sample from YCbCr pixels, or some other color space component. |
Undefined behavior | If an IP experiences a stimulus that falls outside of its design parameters, its behavior is unspecified. The IP may fail gracefully, or lock-up, or continue working. Intel does not specify the outcome. |
VIP | Video and image processing. Intel’s previous generation of video processing IPs from the Video and Image Processing Suite. |