HDMI Intel® FPGA IP User Guide

ID 683798
Date 4/22/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents VIDEO_MODE_FIELD_RISING (0x63)

Table 118.  VIDEO_MODE_FIELD_RISING (0x63)
Name Bit(s) Access Description Reset
Reserved 31:16 - - -
Field rising 15:0 RW Specifies the line number given to the end of field 0 and the start of field 1. 0x0