HDMI Intel® FPGA IP User Guide

ID 683798
Date 4/22/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.1.16. TX Core-PHY Interface

To adapt TX core interface to TX PHY parallel interface, TX core-PHY interface block contains TX oversampler, clock enable generator generator, and DCFIFO.

Did you find the information on this page useful?

Characters remaining:

Feedback Message