HDMI Intel® FPGA IP User Guide

ID 683798
Date 4/22/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

9.1.1.7. AVI_PACKET_DATA0 (0x0A)

Refer to HDMI Specification 1.4b Section 8.2.1 Auxiliary Video Information (AVI) InfoFrame for the details of each field.
Table 71.  AVI_PACKET_DATA0 (0x0A)
Name Bit(s) Access Description Reset
AVI packet byte7 31:24 RW AVI packet data byte 7.

Line number of end of top bar (upper 8 bits)

0x0
AVI packet byte6 23:16 RW AVI packet data byte 6.

Line number of end of top bar (lower 8 bits)

0x0
AVI packet byte5 15:8 RW AVI packet data byte 5.

[3:0] PR3,PR2,PR1,PR0

[5:4] CN1,CN0

[7:6] YQ1,YQ0

0x0
AVI packet byte4 7:0 RW

AVI packet data byte 4.

[7:0] VIC

0x0

Did you find the information on this page useful?

Characters remaining:

Feedback Message