HDMI Intel® FPGA IP User Guide

ID 683798
Date 4/22/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents AUDIO_METADATA_CONTROL (0x24)

Name Bit(s) Access Description Reset
Reserved [31:1] - - -
Audio metadata disable 0 RW When set to 1, HDMI TX core does not send the audio metadata from HDMI TX AUDIO_METADATA_PACKET_DATA registers.

When set to 0, HDMI TX core sends the audio infoframe from HDMI TX AUDIO_METADATA _PACKET_DATA registers.