HDMI Intel® FPGA IP User Guide

ID 683798
Date 4/22/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

9.3.1.14. USER_BUFFER_DATA (0x13)

Table 132.  USER_BUFFER_DATA (0x13)
Name Bit Access Description Reset
User buffer data 31:0 RO Packet data read register. Data is updated on each read. 0x0

Did you find the information on this page useful?

Characters remaining:

Feedback Message