HDMI Intel® FPGA IP User Guide

ID 683798
Date 4/22/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

9. Registers

HDMI Source and Sink controller registers consists of 3 main categories. You can use these categories to configure and read status for:
  • TX/RX Core functionality
  • TX AXI4-stream to clocked video converter or RX clocked video to AXI4-stream converter (optional)
  • TX I2C Master for DDC interface or RX EDID RAM