HDMI Intel® FPGA IP User Guide

ID 683798
Date 4/22/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

9.1.1.1. STATUS_CONTROL (0x00)

Table 65.  STATUS_CONTROL (0x00)
Name Bit(s) Access Description Reset
Reserved 31:9 - Reserved -
Hotplug detect 18 RO Indicates hotplug detect pin current status

1'b1: HPD high-level

1'b0: HPD low-level

0x0
TMDS ratio 17 RW TMDS bit to clock ratio

1'b0: 1/10

1'b1: 1/40

0x0
Reserved 16:10 - Reserved -
AVMute clear 9 RW Set to 1'b1 to send a GCP packet with clear AVMUTE bit set 0x0
AVMute set 8 RW Set to 1'b1 to send a GCP packet with set AVMUTE bit set 0x0
Reserved 7-6 - Reserved -
HDMI mode 5 RW Set to 1'b0 to enable DVI mode.

Set to 1'b1 to enable HDMI mode.

0x0
Reserved 4:0 - Reserved -

Did you find the information on this page useful?

Characters remaining:

Feedback Message