HDMI Intel® FPGA IP User Guide

ID 683798
Date 4/22/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.3.3.3. Build and Compile the Design

After you copy the design files, you can build the design.

You can use the provided Tcl script to build and compile the FPGA design.

  1. Open a Nios II Command Shell.
  2. Change the directory to your working directory.
  3. Type the command and enter source runall.tcl.
    This script executes the following commands:
    • Generate IP catalog files
    • Generate the Platform Designer system
    • Create an Intel® Quartus® Prime project
    • Create a software work space and build the software
    • Compile the Intel® Quartus® Prime project
    • Run Analysis & Synthesis to generate a post-map netlist for DDR assignments—for VIP passthrough design only
    • Perform a full compilation
    Note: If you are a Linux user, you will get a message cygpath: command not found. You can safely ignore this message; the script will proceed to generate the next commands.

Did you find the information on this page useful?

Characters remaining:

Feedback Message