HDMI Intel® FPGA IP User Guide

ID 683798
Date 4/22/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.1.16. I2C Slave

The core includes a pair of I2C slaves when you turn on the Include I2C parameter.
  • One slave is for the EDID address (0x50).

    You need to instantiate a separate memory (ROM/RAM) to interface with this slave. The HDMI IP also has an optional feature to include a RAM for EDID.

  • The other slave is for the SCDC address (0x54).

    The I2C slave for the SCDC will be directly interfaced with the HDMI core for the SCDC registers operation.