HDMI Intel® FPGA IP User Guide

ID 683798
Date 4/22/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

9.3.1.3. IRQ_MASK (0x03)

Table 124.  IRQ_MASK (0x03)
Name Bit Access Description Reset
Reserved 31:13 - - -
AVI infoframe 12 RW Mask a change in the contents of the received AVI infoframe. 0x0
Colour depth 11 RW Mask a change in the colour depth of the received video. 0x0
Reserved 10:7 - - -
Buffer full 6 RW Mask a change in the user packet buffer full status. 0x0
AV mute 5 RW Mask a change in status of AV mute flags. 0x0
Reserved 4 - - -
TMDS ratio 3 RW Mask the status of the TMDS ratio interrupt. 0x0
Reserved 2:1 - - -
Cable detect 0 RW Mask the status of the TMDS ratio interrupt. 0x0

Did you find the information on this page useful?

Characters remaining:

Feedback Message