HDMI Intel® FPGA IP User Guide

ID 683798
Date 4/22/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.1.24. RX Auxiliary Packet Filter

The packet filter block is a register programmable hardware filter which allows the host to select which types of packets are outputted on the AXI4-stream auxiliary bus. It filters the auxiliary packet based on the packet type register AUX_PACKET_FILTER configured by the host processor. Refer to packet type register AUX_PACKET_FILTER for the packet type selection.

Did you find the information on this page useful?

Characters remaining:

Feedback Message