PHY Lite for Parallel Interfaces Intel® FPGA IP User Guide

Download
ID 683716
Date 12/13/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.5.3. Reset

You can source the reset to the PHY Lite for Parallel Interfaces Intel® Stratix® 10 FPGA IP from an external pin or from the core. If you source the reset from an external pin, you must configure the I/O standard of the reset signal in the .qsf file with the following command:
set_location_asignment <PIN_NUMBER> -to <signal_name>

Did you find the information on this page useful?

Characters remaining:

Feedback Message