PHY Lite for Parallel Interfaces Intel® FPGA IP User Guide
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: oke1599800644412
Ixiasoft
Visible to Intel only — GUID: oke1599800644412
Ixiasoft
3.5.6.4.1. Timing Closure: Dynamic Reconfiguration
You can dynamically reconfigure the delay elements in the I/O to optimize process, voltage, temperature variations by implementing a calibration algorithm that modifies the input and output delays.