4.7. Application Specific Design Example
This design example demonstrates the PHY Lite for Parallel Interfaces IP implementation for a NAND Flash design in Intel® Arria® 10 devices.
The following figure shows the RTL view of the design example.
Did you find the information on this page useful?