2.4.2. On-Chip Termination (OCT)
PHY Lite for Parallel Interfaces Intel® Agilex™ FPGA IP provides valid OCT settings for each group (refer to I/O Standards). These settings are written to the .qip of the instance during generation. If you select an I/O standard that supports OCT in the General tab, you can use the OCT blocks provided in the Intel® Agilex™ devices.
You can instantiate the OCT block in one of two ways:
- Using RZQ_GROUP assignment in the assignment editor, or
- Manual insertion of OCT block
Did you find the information on this page useful?