PHY Lite for Parallel Interfaces Intel® FPGA IP User Guide

Download
ID 683716
Date 12/13/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.2.5.4. Calibration Guidelines

The PHY Lite for Parallel Interfaces IP allows you to dynamically reconfigure the features of the interface. However, performing calibration is an application specific process. This section provides some general guidelines for calibrating the Intel® Arria® 10, and Intel® Cyclone® 10 GX I/O architecture.

Did you find the information on this page useful?

Characters remaining:

Feedback Message